Direkt zum Inhalt
CMOS VLSI LOW-POWER DESIGN: DESIGN METHODOLOGY AND IMPLEMENTATION OF LOW-POWER ASYNCHRONOUS VITERBI DECODERS FOR WIRELESS APPLICATIONS

AKTUELLE PARTNERANGEBOTE

CMOS VLSI LOW-POWER DESIGN: DESIGN METHODOLOGY AND IMPLEMENTATION OF LOW-POWER ASYNCHRONOUS VITERBI DECODERS FOR WIRELESS APPLICATIONS

Brand : LAP Lambert Academic Publishing, Binding : Taschenbuch, Label : LAP LAMBERT Academic Publishing, Publisher : LAP LAMBERT Academic Publishing, medium : Taschenbuch, numberOfPages : 120, publicationDate : 2009-05-18, releaseDate : 2009-05-18, authors : MOHAMED ELKAWOKGY, ISBN : 3838301285

1 Angebote · ab 48,34 € gemeldete Gesamtkosten